Grenoble
ASIC/FPGA flow development: - RTL design (VHDL/Verilog) - HLS Design (C) - Synthesis - Lint/CDC checks - Formal proof -TA Signoff Mes compétences : RTL VHDL Verilog Physical synthesis Formal Proof STA
