Menu

Nazila PAUTOU

Bernin

En résumé

Marketing Manager with Engineering background
15 years experience in international high-tech B2B companies
Passionate about technology and innovations
Occupied several Marketing positions: Product Marketing, Business Development and Marketing Communications.

Mes compétences :
Marketing

Entreprises

  • Soitec - Marketing Manager

    Bernin 2011 - maintenant In charge of Corporate Marketing:
    • Plan and drive marketing communication programs for Digital, RF, Power applications
    • Define and deploy high-level messages and corporate visual identity
    • Create executive-level stories and presentations
    • Organize customers events and trade-shows
    • Support Strategic marketing and organize company strategic planning leading to 5 year business plan
    • Direct report to VP of Sales, Business Development and Strategy

  • E2v - Product Marketing & Business Development Mixed Signal ASICs

    2006 - 2011 • Introduction and management of new sensor interface ASICs for automotive, industrial and high-end consumer applications
    • Prepare business plan: ROI, NPV, risk, growth and business model
    • Define product and price roadmap by identifying market requirements with lead customers and competitive analysis
    • Manage request for quotes: work closely with project managers, designers, product engineers and sales to provide best technical specifications and commercial proposals
    • Implement products promotion and communication plan: exhibitions, press releases and brochures
    • Consolidate financial budget and supply chain forecasts
    • Deliver sales trainings, collaterals, price lists

  • Philips Semiconductor - Product & Test Engineer

    2002 - 2005 • Validation and qualification of process and design of integrated circuits (SRAM, ROM memories) in 90nm.
    • Develop test program on Teradyne and Agilent testers: yield follow up, test results analysis, circuits debug and characterization
    • Project management: plan and provide milestones for products maturity

  • Alplog / ST Microelectronics - Layout Engineer

    2001 - 2002 Layout design in ST Microelectronics
    • Layout of elementary devices for BiCMOS and HCMOS technologies (0.35µm, 0.25µm, 0.13µm)

Formations

Réseau

Annuaire des membres :