Menu

Jeremy HERCE

GRENOBLE

En résumé

I started as RFIC designer, then technical project leader building technicals skills in RFIC development and industrialization.
I then evolved in project /program management of RF ASSP & Digital SOC aiming to be integrated on mobile phone reference design .
I'm pursuing my career as a program manager in the Photonics area.
I have made several successful ramp-ups serving key mobile phone manufacturers.

Mes compétences :
Team Work
Gestion de projet

Entreprises

  • STMicroelectronics - Patent Engineer

    2015 - maintenant

  • STMicroelectronics - Program manager

    2013 - 2015 Imaging division, Photonics Business line
    Driving Time-of-Flight and SPAD based programs with applications in mobile phones and industrial markets

  • ST Ericsson -  Program manager of RF & Digital SOC ASIC/ASSP for mobile plateforms

    GRENOBLE 2009 - 2013 RF & Digital Business units for mobile platform
    Program manager of RF ASICs and ASSPs then Digital SOC (APE + Modem) for cellular phones platform solutions

    o Drive execution of IC programs from early phase of definition to qualification and mass production
    o Coordinate multi skilled core-team through cross-functional organization in a worldwide environment
    o Accountable for cost, quality, schedule, risk & profitability analysis, communication to internal/external customers and executive management
    o Budget from 7 to 20M$

  • STMicroelectronics - Program manager

    2005 - 2009

  • STMicroelectronics - Design manager deputy

    2002 - 2005 Paris, RFIC design group for mobile phone application

    - Local manager of a design team including RF, digital, analog and system competencies
    - Technical support and development related to RF design and system (cost reduction studies, task forces ...)
    - Support to industrialization, validation and application teams for product in mass production or about to ramp-up

  • Alcatel Mobile Phone - Project leader and RF IC designer

    1996 - 2002 Department of integrated circuits

    - Project leader of a mixed Asic (RF, digital, analog baseband) for GSM/GPRS cellular platform
    - Design leader of the Transmitter RF part of a mixed Asic in BICMOS 0.35u
    - Designer of an RF Asic for GSM application and follow-up from development to industrial qualification with STMicroelectronics (
    - Designer of full RX and TX RF IC for GSM application with STM 0.5u BICMOS5 (design, layout, DRC, LVS, ESD strategy)

Formations

Pas de formation renseignée

Réseau

Annuaire des membres :